

H1M065B200

Silicon Carbide MOSFET
N-CHANNEL ENHANCEMENT MODE

Features

- Low On-Resistance and High Current Density
- Low Capacitance for High Frequency Operation
- Ultra-high Avalanche Ruggedness
- Positive Temperature Coefficient Device
- AEC-Q101 Qualified
- RoHS Compliant and Halogen Free

Benefits

- Higher System Efficiency
- Increase Parallel Device Convenience
- Capable of 175°C High T_j Application
- Allow High Frequency Operation
- Realize Compact and Lightweight Systems

Applications

- Switching Mode Power Supply
- DC/DC Converters, UPS, and PFC
- EV Charging Station
- Motor Drives
- Power Inverters
- Solar/Wind Renewable Energy

Absolute Maximum Ratings ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Value	Unit
Drain – Source Voltage	$V_{DS, \text{max}}$	$V_{GS}=0\text{V}, I_{D\text{s}}=100\mu\text{A}$	650	V
Continuous Drain Current	I_D	$V_{GS}=20\text{V}, T_c=25^\circ\text{C}$	18.5	A
		$V_{GS}=20\text{V}, T_c=110^\circ\text{C}$	12.5	
		t_{PW} limitation per Fig.15	34.5	
Avalanche energy, Single Pulse	E_{AS}	$V_{DD}=100\text{V}, I_D=5\text{A}$	400	mJ
Power Dissipation	P_D	$T_c=25^\circ\text{C}$	102	W
Recommend Gate Source Voltage	$V_{GS, \text{op}}$	Static, recommended DC operating values	-5 to 20	V
Maximum Gate Source Voltage	$V_{GS, \text{max}}$	Transient operating limit (AC $f > 1\text{Hz}$, duty cycle < 1%)	-10 to 25	
Junction & Storage Temperature	T_j, T_{stg}		-55 to 175	$^\circ\text{C}$
Soldering Temperature	T_L		260	
Mounting Torque	M_D	M3 or 6-32 screw	1.0	Nm

Thermal Resistance


Parameter	Symbol	Min.	Typ.	Max.	Unit
Thermal Resistance, Junction to Case	$R_{\theta,JC}$		1.47		$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient	$R_{\theta,JA}$				$^\circ\text{C}/\text{W}$

Product Summary

V_{DS}	650V
$I_D(@25^\circ\text{C})$	18.5A
$R_{DS(\text{on})}$	200mΩ



Circuit Diagram



Part Number	Package	Marking
H1M065B200	TO-220-3L	H1M065B200

Description

The H1M065B200 650V, 200mΩ silicon carbide power MOSFET is an N-channel enhancement mode device. Exploiting the outstanding wide bandgap material properties, this device shows high current density and great switching behavior. Thanks for the excellent thermal conductivity and many advantages of SiC, this device significantly improved in thermal capability and temperature independent switching behavior. With the high stability and reliability, this device also passes the qualification criteria based on AEC-Q101.

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{GS}=0\text{V}, I_{DS}=100\mu\text{A}$	650			V
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS}=10\text{V}, I_{DS}=5\text{mA}$		2.6		V
		$V_{DS}=650\text{V}, V_{GS}=0\text{V}$		<1	50	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=650\text{V}, V_{GS}=0\text{V}$ $T_j=175^\circ\text{C}$		5	500	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=20\text{V}, V_{DS}=0\text{V}$			250	nA
		$V_{GS}=20\text{V}, I_{DS}=6\text{A}$		200	260	
Drain-Source On-State Resistance	$R_{\text{DS}(\text{on})}$	$V_{GS}=20\text{V}, I_{DS}=6\text{A}, T_j=175^\circ\text{C}$		260		$\text{m}\Omega$
Transconductance	g_{fs}	$V_{DS}=17\text{V}, I_{DS}=15\text{A}$		4.5		S
Input Capacitance	C_{iss}			498		
Output Capacitance	C_{oss}	$V_{GS}=0\text{V}, V_{DS}=400\text{V}$ $f=1\text{MHz}, V_{AC}=25\text{mV}$		59		
Reverse Transfer Capacitance	C_{rss}			8		
Effective Output Capacitance, Energy Related	$C_{o(er)}$	$V_{GS}=0\text{V},$ $V_{DS}=0 \text{ to } 400\text{V}$		74.5		pF
Effective Output Capacitance, Time Related	$C_{o(tr)}$	$I_D=\text{const.}, V_{GS}=0\text{V},$ $V_{DS}=0 \text{ to } 400\text{V}$		100		
Short-Circuit Withstand Time	t_{SC}	$V_{GS}=0/15\text{V}, V_{DS}=400\text{V}$ $R_G=100\Omega$		<18		μs
Turn On Delay Time	$t_{d(on)}$			15		
Rise Time	t_r	$V_{DS}=400\text{V}, V_{GS}=-4/+20\text{V},$ $I_D=5\text{A}, R_L=80\Omega,$ $R_{G(\text{ext})}=2.7 \Omega$		17		ns
Turn Off Delay Time	$t_{d(off)}$			17		
Fall Time	t_f			20		
C_{oss} Stored Energy	E_{oss}	$V_{GS}=0\text{V}, V_{DS}=400\text{V}$ $f=1\text{MHz}, V_{AC}=25\text{mV}$		5.7		
Turn-on Switching Energy	E_{on}	$V_{DS}=400\text{V}, V_{GS}=0/20\text{V},$ $I_D=6\text{A},$		39.6		μJ
Turn-off Switching Energy	E_{off}	$R_{G(\text{ext})}=2.7 \Omega$		8.36		
Internal Gate Resistance	$R_{G(\text{int.})}$	$f=1\text{MHz}, V_{AC}=25\text{mV}$		3.6		Ω

Built-in SiC Diode Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Typ.	Unit
Inverse Diode Forward Voltage	V_{SD}	$V_{GS}=0\text{V}, I_{SD}=2\text{A}$	3.5	V
Continuous Diode Forward Current	I_S	$V_{GS}=-5\text{V}, T_c=25^\circ\text{C}$	15	A
Reverse Recovery Time	t_{rr}	$V_{GS}=0\text{V},$	50	ns
Reverse Recovery Charge	Q_{rr}	$I_{SD}=5\text{A}, V_{DS}=400\text{V},$ $di/dt=300\text{A}/\mu\text{s}$	35	nC
Peak Reverse Recovery Current	I_{rrm}		1.8	A

Gate Charge Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Value	Unit
Gate to Source Charge	Q_{GS}		10	
Gate to Drain Charge	Q_{GD}	$V_{DS}=400\text{V},$ $V_{GS}=-5/+20\text{V},$ $I_D=5\text{A}$	19	nC
Total Gate Charge	Q_G		43	
Gate plateau voltage	V_{pl}		8.7	V

Typical Device Performance




Fig.1 Forward Output Characteristics at $T_j=25^\circ\text{C}$




Fig.2 Forward Output Characteristics at $T_j=175^\circ\text{C}$




Fig.3 On-Resistance vs. Drain Current for Various T_j




Fig.4 Transfer Characteristics for Various T_j




Fig.5 On-Resistance vs. Gate Voltage for Various T_j




Fig.6 On-Resistance vs. Temperature for Various Gate Voltage

Typical Device Performance




Fig.7 Normalized On-Resistance vs. Temperature




Fig.8 Reverse Output Characteristics at $T_j = 25^\circ C$




Fig.9 Reverse Output Characteristics at $T_j = 175^\circ C$




Fig.10 Capacitances vs. Drain to Source Voltage




Fig.11 Threshold Voltage vs. Temperature




Fig.12 Output Capacitor Stored Energy

Typical Device Performance




Fig.13 Maximum Power Dissipation Derating vs. Case Temperature




Fig.14 Drain Current Derating vs. Case Temperature




Fig.15 Safe Operating Area




Fig.16 Gate Charge Characteristics




Fig.17 Clamped Inductive Switching Energy vs. Drain Current




Fig.18 Clamped Inductive Switching Energy vs. External Gate Resistor ($R_{G(ext)}$)

Typical Device Performance




Fig.19 Schematic of Resistive Switching




Fig.20 Switching Times Definition




Fig.21 Transient Junction to Case Thermal Impedance

Naming Rule

Generation _____

H1 = Gen 1st Discrete

Device Type _____

M = MOSFET J = JMOS

S = JBS diode

Breakdown Voltage _____

065 = 650V 170 = 1700V
120 = 1200V 330 = 3300V

Package _____


F = TO-247-3L B = TO-220-3L
T = TO-263-2L N = Bare Die

Typical On-Resistance _____


020 = 20mΩ 050 = 50mΩ 100 = 100mΩ
200 = 200mΩ

Recommended Solder Pad Layout

TO-220-3L



Package Dimensions



Symbol	mm			NOTES
	Min.	Typ.	Max.	
A	4,24	4,44	4,64	
A1	1,15	1,27	1,40	
A2	2,30	2,48	2,70	
b	0,70	0,80	0,90	
b1	1,20	1,55	1,75	
b2	1,20	1,45	1,70	
c	0,40	0,50	0,60	
D	14,70	15,37	16,00	4
D1	8,82	8,92	9,02	
D2	12,43	12,73	12,83	5
E	9,96	10,16	10,36	4,5
E1	6,86	7,77	8,89	5
E2	-	-	0,76	6
E3*	8,70REF.			
e	2,54BSC			
e1	5,08BSC			
H1	6,30	6,45	6,60	5,6
L	13,47	13,72	13,97	
L1	3,60	3,80	4,00	
φP	3,75	3,84	3,93	
Q	2,60	2,80	3,00	
Q1*	1,73REF.			
R*	1,82REF.			



Note:

1. Package Reference: JEDEC TO220, Variation AB.
2. All Dimensions Are In mm.
3. Slot Required, Notch May Be Rounded
4. Dimension D & E Do Not Include Mold Flash. Mold Flash Shall Not Exceed 0.127mm Pre Side. These Dimensions Are Measured At The Outermost Extreme Of The Plastic Body.
5. Thermal Pad Contour Optional Within Dimensions E, H1, D2 & E1.
6. Dimension E2 & H1 Define A Zone Where Stamping And Singulation Irregularities Are Allowed.
7. "*" is reference .

Notes

- The information provided herein is subject to change without notice.
- For other information that does not show on this datasheet, please contact us for inquiry.